

New Release


LTEC Corporation

Your most experienced partner in IP protection


INFINEON IJW120R100T1 SIC POWER J-FET ANALYSIS REPORT

July 2017. LTEC Corporation released a detailed structure and process analysis report of the IJW120R100T1 1200V normally ON SiC J-FET power semiconductor device. This JFET is easily arranged in a cascode configuration using a low-voltage Si-FET device in order to realize a normally OFF configuration as shown below. The target applications are solar inverters, high voltage DC-DC, AC-DC converters, and

bidirectional inverters.







Package

Die

Cascode configuration

Device features

- Max. operating voltage: 1200V, rated DC Drain current ID @25°C = 26A
- Very low specific On-resistance, RON x A= $622m\Omega$ x mm²

The report has two individually purchasable sections: a Structure Analysis and a Process Analysis section. The Structure Analysis section reveals the physical construction of the device, including EDX materials analysis, and many other fine details. The Process Analysis section includes manufacturing process flow, the estimated number of photomasking steps, and the impurity concentration of the epitaxial layer.

Note: The listed report price may not be accurate as it decreases over time. Please contact us for current report pricing: info@ltecusa.com





Phone: (408) 432-7247 www.ltecusa.com Contact: info@ltecusa.com

Table of Contents Structure Analysis Report

	Page
Device summary, Table 1, Executive Summary	3
Analysis results	4
Table 2. Package structure overview	4
Table 3. Device structure: SiC MOSFET	5
Table 4. Device structure: Layer materials and thicknesses	6
Package overview	8
X-ray observation	9
SiC MOSFET Analysis	11
Plain view (Optical Microscope)	16
Plain view, Scanning Electron Microscope (SEM)	29
Cross-sectional structure analysis (SEM)	34
Package analysis	50
EDX material analysis	62

LTEC Corporation US Representative Office Phone: (408) 432-7247 No.203 2880 Zanker Road San Jose, CA 95034 www.ltecusa.com Contact: info@ltecusa.com



Table of Contents Process Analysis Report

	Page
Analysis summary	3
Die	4
Die edge	4
Device structure SiC JFET	5
Transistor schematic diagram	
SiC JFET configuration	6
(a) Die schematic diagram	
(b) Layout pattern schematic diagram	
Transistor structure, process features(SEM)	8
Channel structure and Impurity analysis	13
Transistor edge area	15
PAD area(SEM)	16
SiC JFET front-end wafer process flow (estimated)	19
SiC JFET process sequence cross-sectional view	20
Appendix	23
Relevant references	
Relevant patents	
Others	

17G-0002-1

