


LTEC Corporation

Your most experienced partner in IP protection


PANASONIC PGA26C09 DV GaN POWER SEMICONDUCTOR DEVICE DETAILED STRUCTURE ANALYSIS REPORT





TO-220 Package

Cross-section



GaN Die

This 89 page report reveals construction details of the Panasonic PGA26C09DV GaN power semiconductor device including two-layer Cu interconnect, Al bond wire over active area, on-chip integrated Gate ESD protection, and unique recessed/regrowth AlGaN channel barrier structure.

The report includes package details, layout analysis, die analysis by delayering, cross-sections (SEM, TEM), and materials analysis (EDX).

Priced to sell at \$5,000

info@ltecusa.com

15G-0002-1-F





LTEC Corporation

Your most experienced partner in IP protection

Table of Contents

1.0 Device summary (Table 1)	3
1.1 Introduction and Executive Summary	4
2.0 Summary of analysis results	5
3.0 Package overview	6
4.0 Observation by X-Ray	7
5.0 Transistor structures and operating principle	8
6.0 GaN High-current transistor layout	9
7.0 Transistor: Main electrical specifications	10
Device structural features	10
Process structural features	11
Device layers (thicknesses, materials)	12
8.0 Transistor: Front-end wafer process flow (estimated)	13
9.0 Transistor: Estimation of the 2DEG carrier concentration	14
10.0 Planar surface observation	15
10.1 External appearance of the analyzed chip	16
10.2 Structural analysis by delayering	20
11.0 Cross-sectional physical Analysis	45
11.1 Physical analysis by cross-sectional observation	46
11.1 Structural analysis by SEM	46
11.2 Structural analysis by TEM	60
12.0 Structural material analysis by TEM and EDX	68
12.1 GaN epitaxial layer analysis	70
12.2 Material analysis by EDX spectra	76
13.0 Appendix: AlGaN 2DEG carrier concentration-vs. Al content	89

15G-0002-1-F

