

Product Analysis Report

No.22G-0037-2	Onsemi NTH4L022N120M3S Process and Electrical Characteristics Analysis
Product	: SiC MOSFET
Part No.	: NTH4L022N120M3S
Manufacturer	: ON Semiconductor Corporation
Die size	: SiC MOSFET [REDACTED]
Process	: SiC wafer, Planer Gate, Top Metal Source, Double metal process

This report is a process flow analysis report based on the structure analysis results of Report 22G-0018-1, and it includes the following contents,

- I. Estimating process manufacturing sequence of SiC MOSFET and photo/masking process steps
- II. Considerations on the main process features.
- III. Doping concentration profile analysis of the extracted N-epi layer.
- IV. Correlation between device structure and electrical characteristics.

IMPORTANT NOTICE

This report, request for investigation, or analysis is intended to assist our client in product development.

This report is copyright protected by LTEC Corporation. Our intention is to provide accurate and reliable information to our customer. While we always aim for maximum precision, an absolute accuracy of all contents in this report cannot be guaranteed. If contents of this report are used in patent infringement disputes, LTEC cannot accept any liability resulting from potential inaccuracies contained in this report.

LTEC Corporation

Address : Higashiorioka 4-42-8, Itami, Hyogo, Japan

TEL : +81-72-787-7385

FAX : +81-72-787-7382

Content	Page	Content	Page
1 Onsemi's SiC MOSFET NTH4L022N120M3S: Summary of analysis results	3	4 Process Flow	
1-1. Comparison of characteristics between onsemi M3S and other companies' SiC MOSFETs	4	4-1. SiC MOSFET front-end wafer process flow (Estimated)	21
1-2. SiC MOSFET Die	5	4-2. SiC MOSFET process sequence cross section schematics	22-26
1-3. Transistor array and die edge configuration	6	5 Device structure and electrical characteristics analysis	27
1-4. SiC MOSFET Transistor Cell Structure	7	5-1. SiC MOSFET NTH4L022N120M3S Id-Vds characteristics.....	28
Schematic diagram of whole die cross section and schematic layout pattern		5-2. Off-State drain current Idss vs. drain voltage (Vds) and activation energy (Ea)	29
1-5. Metallization (M1 and M2) and gate pad on active area	8	5-3. Off-state breakdown voltage BVdss characteristics	30
2 SiC MOSFET Observation		5-4. Leakage current comparison between SiC MOSFETs manufacturers	
2-1. Transistor structure and process features (1)-(8)	9-16	5-5. Body diode characteristics	32
2-2. Details of self-alignment process of N+ and P-well implants to determine channel length Lch	17	5-6. Capacitances (Ciss, Coss, Crss)-Vds characteristics	33
2-3. Details of the Side-wall/Screening Oxidation process and the final gate dielectric (oxidation) forming a "stepped" surface.....	18	5-7. Device structure and electrical characteristics analysis: ON resistance	34
3 SiC MOSFET NTH4L022N120M3S analysis result summary.....		5-8. N-Epi layer impurity concentration analysis	36
Table 3-1: Device structure, SiC MOSFET	19	5-9. Device structure and electrical characteristics analysis: Breakdown voltage	37
Table 3-2: Device structure, Layers material and thicknesses	20	6 Related references	38
		7 Related patents	38

1. Onsemi's SiC MOSFET NTH4L022N120M3S: Summary of analysis results

Based on the electrical and optical results of analysis, LTEC can confirm the following for the NTH4L022N120M3S SiC MOSFET:

- Structure of the mosfet is similar to other SiC mosfets.
- Structure has 1200V blocking capability.
- Structure has 120A current rating.

The following sections will provide the first number of the newest SiC mosfet family released in 2020. New SiC transistors are often used in the company's SiC power modules.

Main results

1. The SiC mosfet has a maximum operating voltage of 1200 V_{DC} and an on-resistance per unit area of $80\text{m} \Omega \cdot \text{mm}^2 = 200\text{m} \Omega \cdot \text{cm}^2$ (measured at 100V). This low R_{DS(on)} value is comparable to 1st generation SiC products from other manufacturers. It demonstrates the competence of SiC technology from each manufacturer.
2. Compared to the company's previous generation SiC (2017 family), the insulator cells are reduced (2019) (the 2019 process reduces the pitch to $80\mu\text{m}$). In addition, a new gate mask process is used to efficiently reduce the chip size. The metal configuration shows a large gap used to be formed over the entire area of the insulator.
3. Drain-gate feedback connection is optimized, which can commonly cause "dead time" problems. A gate pulse is used in "clock center" (based on the 2017 data). The self-aligned formation of the "clock center" mask has been analyzed and demonstrated.
4. The SiC mosfet is fabricated with an 8nm trench region layer with a thickness of $10\text{ }\mu\text{m}$ and a doping concentration of about 10^{16}cm^{-3} used to achieve a drain breakdown voltage of 1200V_{DC} .
5. It is estimated that 17 photo-masks are used in the front half of the process up to the backside metal process.
6. 800nm channel length and back-channel offset are formed self-aligned.
It is assumed that the process consists of a back mask and the channel length (back-channel) is determined by the Vias and Spacers method.
7. Source region (drain) mask is formed using a separate mask than metal (2019) contact opening.
8. The magnitude of the drain leakage current ($< 1\text{nA}$) is comparable to other SiC transistors, but it is 2 orders of magnitude lower than the off-current of 100mA . The compensation resistance is based on extraction energy of $> 10\text{mV/V}$.

1-1. Comparison of characteristics between onsemi M3S and other companies' SiC MOSFETs.

Maker	Part no.	Process Gen	Production	Die Size mmxmm	mm ²	V _{dss} [V]	R _{ON} [mΩ]	Intrinsic R _{ON} x _A [mΩ·mm ²]
ROHM	SCT2080KE	Si IGBT	Si IGBT	0.207 x 0.095	0.019	-	-	-
ROHM	SCT3080KL	Si IGBT	Si IGBT	0.205 x 0.095	0.035	-	-	-
ROHM	SCT4062KR	Si IGBT	Si IGBT	0.205 x 0.135	0.7	-	-	-
WOLFSPEED (CREE)	C3M0075120K	Si IGBT	Si IGBT	0.400 x 0.275	0.7	-	-	-
	AIMW120R060M1H	Si IGBT	Si IGBT	0.205 x 0.205	0.6	-	-	-
Microsemi	MSC040SMA120B	Si IGBT	Si IGBT	0.205 x 0.205	0.012	-	-	-
GeneSiC	G3R75MT12K	Si IGBT	Si IGBT	0.205 x 0.205	0.012	-	-	-
onsemi	NVHL080N120SC1	Si IGBT	Si IGBT	0.205 x 0.205	0.012	-	-	-
onsemi	NTH4L022N120M3S	Si IGBT	Si IGBT	0.205 x 0.205	0.012	-	-	-

The specific per area ON resistance RONxA index of onsemi's NTH4L022N120M3S product (see last column of table) is what we would be expected from a fourth-generation SiC MOSFET.

1-2. SiC MOSFET Die

【Top Metal】




Fig. 1-2-1 Overall image of the SiC MOSFET die

Whole die area, A
Active area
Transistor area, AA




Fig.1-2-2 SiC die thickness

1-3 Transistor array and die edge configuration




Fig. 1-3-1 Die periphery cross-sectional SEM image

(1) The edge was Junction Termination Extension (JTE) structure.

(2) After the JTE structure, a smooth surface in the JTE region, which is followed by etching after JTE. It can implement to reduce cost on the JTE design, but the etching without regrowth process will change the JTE implementation design is considered a better method.

1-4. SiC MOSFET Transistor Cell Structure




Fig.1-4-1 SiC MOSFET cell array






Fig.1-4-2 SiC MOSFET cell Cross-section SEM image



(a)



(b)

Fig.1-4-3 (a) SiC MOSFET cell (b) Schematic diagram of SiC MOSFET array structure

1-5. Metallization (M1 and M2) and gate pad on active area




Fig. 1-5-1 Detail of 2-layer metal routing (M1 and M2) and configuration of M2 gate pad on active area of transistor

2. SiC MOSFET Observation

2-1. Transistor structure and process features (1)




Fig. 2-1-1 Transistor cell cross-section SEM image

- (1) 10 μm contact opening
- (2) Metal nitride layer with a dedicated mask
Thickness: ~0.5 μm (approx.)
- (3) Nitride mask and gate trench covering N-type 0.5 μm. The alignment accuracy is ±0.5 μm.
- (4) 0.5 μm surface patterning (0.5 μm)
- (5) 0.5 μm contact contact
- (6) Metal ion implantation (0.5 μm)
- (7) Observed bright cathodoluminescence (self-aligned formation)
negative pressure control of 0.05 mbar and thickness

Using an i-line stepper (0.45μm resolution), the photolithography process requirements are believed to be met.

2-1. Transistor structure and process features (8)






Fig. 2-1-10: Plane SEM image of the die edge termination.

The die edge termination (die right) uses a P-well extension (PE) to reduce the electric field strength. The PE is electrically connected to the source terminal of the transistor. A base region (BR) structure is formed, requiring three masking and ion implantation steps.

2-2. Details of self-alignment process of N+ and P-well implants to determine channel length Lch



(3) Self-align: Formation of recessed channel length, consisting with integrated "drain contact" dimension. It results on L_{ch} reduction. To achieve width of drain contact matching the width of channel length, it is required that a drain contact opening of width W_{DC} is aligned with a drain contact width W_{DC} . This requirement must be satisfied in order that a drain contact width W_{DC} is used to define the "drain contact" over the L_{ch} regions.

Fig. 2-2-1 Key features of the M3S transistor structure

3. SiC MOSFET NTH4L022N120M3S Analysis Results Summary

Table 3-1: Device structure: SiC MOSFET

Die size	1200	1200	1200
Die area, A	144.00	144.00	144.00
Die active area	144.00	144.00	144.00
Transistor Active area, AA	144.00	144.00	144.00
Transistor peripheral width (Uneffective)	144.00	144.00	144.00
N Epi (Drift) thickness, Xepi	10.00	10.00	10.00
Transistor cell configuration	100	100	100
Transistor cell basic structure (Gate)	100	100	100
P-Well depth/width, Xp/a	10.00	10.00	10.00
Cell Source/Source pitch, P	10.00	10.00	10.00
MOSFET Channel Length, Lch	10.00	10.00	10.00
MOSFET Gate electrode width, Wg	10.00	10.00	10.00
Total Channel width, W	10.00	10.00	10.00
ON Resistance, RON	100	100	100
Intrinsic RON x A (Transistor AA)	100	100	100
Effective RON x A (Die area, A)	100	100	100

Table 3-2: SiC MOSFET structure: Layers materials and thicknesses

Description	Layer thickness	Material	Properties
Wafer type/configuration (Bulk, Epi)			SiC substrate. Non-doped drift layer.
N-epi (Drift)	~10 µm	-	SiC. P-type (0.01-0.05 ohm cm) with uniform carrier density. Concentration: 10 ¹⁵ cm ⁻³ . Thickness: ~10 µm.
N Buffer layer	~2.5 µm	-	SiC. P-type (0.01-0.05 ohm cm) with uniform carrier density. Thickness: ~2.5 µm.
P well depth	~1.5 µm	-	Thickness: ~1.5 µm. Separation from N-epi potential barrier.
N+ depth	~0.5 µm	-	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
Gate electrode structure	~0.5 µm	Tin/Ti	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
Gate dielectric	~0.5 µm	Al ₂ O ₃ / TiO ₂	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
Field oxide	~0.5 µm	SiO ₂	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
Silicide layer	~0.5 µm	W	SiC. P-type (0.01-0.05 ohm cm).
Source barrier metal (M1)	~0.1-0.05 µm	Ti/Ni	Thickness: ~0.1-0.05 µm. Separation from P well (~1.5 µm).
Source metal (M1)	~0.5 µm	Ti/Ni	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
Source barrier metal (M2)	~0.5 µm	Ti/Ni	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
Source metal (M2)	~0.5 µm	Ti/Ni	Thickness: ~0.5 µm. Separation from P well (~1.5 µm).
ILD1 (Gate-M1)	~0.1-0.05 µm	Ti/Ni	Thickness: ~0.1-0.05 µm. Separation from P well (~1.5 µm).
ILD2 (M1-M2)	~0.1-0.05 µm	SiO ₂	Thickness: ~0.1-0.05 µm. Separation from P well (~1.5 µm). SiO ₂ thickness: 800 nm and 1000 nm measured with 2 stages. Results on page 40.
Protection layer	~0.5-1.0 µm	-	Non-conductive.
Die back-side metal	~0.5-1.0 µm	Ti/Ni	Thickness: ~0.5-1.0 µm. Separation from P well (~1.5 µm).

4. Process Flow

4-1. SiC MOSFET front-end wafer process flow (Estimated)

Based on (a) layer structure, (b) cross section and (c) EDX material analyses shown in the report of 22G-0037-1, the following device manufacturing process sequence is estimated. Rather than extracting the detailed process flow, it is an object to recognize the structure/layer of a device for accurate analysis.

onsemi SiC MOSFET NTH4L022N120M3S process flow sequence

Mask	Process	Comment
[1]	Wafer	
	AM Photo	
	Oxide	
[2]	JFET Photo	
	N implant	
[3]	JTE1 Photomask	
	JTE1 implant Al/B ions	
[4]	JTE2 Photomask	
	JTE2 implant Al/B ions	
	CVD Oxide deposition	
	PolySi deposition	
	PolySi etching	
[5]	PW1 (Hardmask) Photo	
	PolySi+CVDox etch	
	Pwell-1 implant Al/B ions	
	Pwell-2 implant inclined Al/B ions	
	CVDoxide deposition (SW)	
	CVDoxide etchback	
	Screening oxide growth	
[6]	N+ Photo	
	N+ ion implant	
[7]	PW2 Photo	
	Pwell-3 implant Al/B ions	
	P+ implant: Al ions	
	Remove Sidewall oxide	
	Hard Mask CVDoxide etch	
	Remove PolySi mask	
	Capping layer deposition	
	Annealing	
	Remove Capping layer	
	PECVD oxide deposition	
[8]	FOX Photo	
	Oxide etch	
	Remove FOX mask	
	Gate Oxide	
	PolySi Depo/doping	

Mask	Process	Comment
[9]	GP (Gate Poly) Photomask	
	PolySi etch	
	PECVD oxide deposition	
[10]	SO (Silicide) Photo	
	PECVD etching	
	Silicide metal Sputter	
	Silicidation	
	ILD1 (B)PSG deposition	
	Reflow melting	
[11]	CO (Contact) Photo	
	CO ILD etching	
	Al Metal deposition	
[12]	M1 (Metal) Photo	
	Metal etching	
	ILD2a CVD oxide deposition	
[13]	VHA Photo	
	ILD2a etching	
	ILD2b CVD oxide deposition	
[14]	VHB Photo	
	ILD2b etching	
	ILD2c CVD oxide deposition	
[15]	VIA Photo	
	ILD etching	
	Al-2 Metal deposition	
[16]	M2 (Metal) Photo	
	Metal etching	
	Passivation layer deposition	
[17]	BW (Bonding Window) Photo	
	Passivation layer etching	
	Wafer backside grinding	
	Backside metal deposition	
	Dicing (singulation)	

- It is estimated that 17 photo/masking steps are used for the front-end process up to the backside metallization process.

4-2. SiC MOSFET process sequence cross sections

Cross-sectional view and layout top view of onsemi's NTH4L022N120M3S SiC MOSFET





Fig. 4-2-3 Device section cross section and layout

Process sequence of onsemi NTH4L022N120M3S SiC MOSFET (estimated) (1)



5. Device structure and electrical characteristics analysis

In this section the measurement results of the following electrical characteristics are analyzed.

1. Id-Vds characteristics
2. Off-State drain current Idss vs. drain voltage (Vds) with device temperature as parameter, and activation energy (Ea)
3. Off-state breakdown voltage BVdss characteristics and operation margin
4. Leakage current comparison between SiC MOSFETs manufacturers
5. Body diode characteristics
6. Capacitances (Ciss, Coss, Crss)-Vds characteristics

Furthermore, the correlation between the electrical characteristics and the physical structure of the transistor is considered,

7. Device structure and electrical characteristics analysis: ON resistance
8. N-Epi layer impurity concentration analysis

The data presented in this section do not represent a wide range of statistical samples but can still be considered as reference values. In addition, it is worth noting that systematic and regular evaluations should be considered as manufacturers are constantly striving to improve the manufacturing process for SiC wafers and epilayers.

5-1. SiC MOSFET NTH4L022N120M3S Id-Vds characteristics




Fig. 5-1-1 SiC NTH4L022N120M3S characteristics

The extracted drain resistance from the Id-Vds characteristics is $R_{DS(on)} = 23 \text{ m}\Omega$ (data sheet 23mΩ typical), measured under the condition of $V_{GS} = 10V$ and $V_D = 10V$.

5-2. Off-State drain current $Idss$ vs. drain voltage (Vds) and activation energy (Ea)




Fig. 5-2-1 Off-state drain current vs. drain voltage at different temperatures




Fig. 5-2-2 Temperature dependence of off-state drain current at $Vds = 1000V$

The drain voltage current also begins to rise from $500V$ ~ $600V$. The activation energy extracted at $100V = 0.0001V$ is $Ea = 0.099eV$.

The on-resistance components are estimated by analysis of the measured Id-Vds-Vgs characteristics and device structure data.

1) Rch accounts for about 45% of Ron.

2) The thick SiC substrate resistance, Rsub accounts for about 8% of Ron.







Fig. 5-7-1 SiC MOSFET Characteristics for RON Analysis

6. Related references

[1] US20190196020A1 - Power device having a high voltage connection
<https://www.google.com/patents/US20190196020A1.pdf>

7. Related patents

- [1] US20190196020A1 - Power device having a high voltage connection
- [2] US20190196020A1 - Insulated-gate SiC power device
- [3] US20190196020A1 - Configuration of portions of a power device within a SiC crystal

Case Number	Case Type	Case Status	Case Description	Case Details
123-4567890	Standard Case	Open	Initial investigation	Initial investigation details
123-4567891	Standard Case	Closed	Final report issued	Final report issued details
123-4567892	Standard Case	Open	Ongoing investigation	Ongoing investigation details
123-4567893	Standard Case	Closed	Final report issued	Final report issued details
123-4567894	Standard Case	Open	Ongoing investigation	Ongoing investigation details
123-4567895	Standard Case	Closed	Final report issued	Final report issued details
123-4567896	Standard Case	Open	Ongoing investigation	Ongoing investigation details
123-4567897	Standard Case	Closed	Final report issued	Final report issued details
123-4567898	Standard Case	Open	Ongoing investigation	Ongoing investigation details
123-4567899	Standard Case	Closed	Final report issued	Final report issued details

(37) ABSTRACTS

In one general aspect, an apparatus can include a semiconductor region including a silicon carbide material and a junction termination extension implant region disposed in the semiconductor region. The apparatus can include a low surface state density portion of a dielectric layer having at least a portion in contact with the junction termination extension implant region.

Armen Tigranyan Institute (ATI) www.ati.am