

Product Analysis Report

No. 22G-0037-1	Onsemi Structure Analysis
Product	: SiC MOSFET
Part No.	: NTH4L022N120M3S
Manufacturer	: ON Semiconductor Corporation
Package	: TO-247-4
Marking	: H4L022 120M3S ON 1N35AA
Die size	: SiC MOSFET <small>3.40mm x 4.50mm = 15.3mm²</small>
Process	: SiC wafer, Planar gate, upper source : 2-layer metal process
Report content:	Structural analysis and SCM analysis

IMPORTANT NOTICE

This report, request for investigation, or analysis is intended to assist our client in product development. This report is copyright protected by LTEC Corporation. Our intention is to provide accurate and reliable information to our customer. While we always aim for maximum precision, an absolute accuracy of all contents in this report cannot be guaranteed. If contents of this report are used in patent infringement disputes, LTEC cannot accept any liability resulting from potential inaccuracies contained in this report.

LTEC Corporation

Address : Higashiarioka 4-42-8, Itami, Hyogo, Japan

TEL : +81-72-787-7385

FAX : +81-72-787-7382

Contents

	Page
1. Device summary	3
1-1. Summary of analysis results	4
2. Package analysis	
2-1. Appearance observation	8
2-2. Die observation	11
3. SiC MOSFET structure analysis	
3-1. Plane structure analysis by Optical Microscope	13
3-2. Plane structure analysis by SEM	32
3-3. Cell area cross-sectional structure analysis	46
3-4. Cross-sectional structure analysis of MOSFET die outer periphery	59
3-5. Cross-sectional structure analysis of MOSFET Gate Pad	71
3-6. Cross-sectional structure analysis of MOSFET Gate interconnect	77
4. SCM/SMM Analysis (SCM: Scanning Capacitance Microscopy)	
4-1 Analysis results	80
4-2 Results of SCM/SMM line profile analysis	85
5. Structural comparison with ONSEMI SC1 generation SiC MOSFET(NVHL080N120SC1)	89

Table1-3: Device structure : Layers material and thickness

Layer description	Thickness	Material	Properties
Wafer type • configuration (Bulk, Epi)	400µm P-type	SiC	Crystal Orientation: Not evaluated P-4H, Fig. 3-1-2
N-epi layer	1µm	-	P-4H, Fig. 3-1-3 Estimated from SEM potential contrast
N Buffer layer	1.0µm	-	P-4H, Fig. 3-1-3 Estimated from SEM potential contrast
Pwell implant depth	1µm	-	P-4H, Fig. 3-1-3. Estimated from SEM potential contrast Channel region carrier concentration $1.0 \times 10^{17} \text{ cm}^{-3}$ P-4H, Fig. 3-1-6
N+ implant depth	0.5µm	-	P-4H, Fig. 3-1-3. Estimated from SEM potential contrast carrier concentration $4.2 \times 10^{17} \text{ cm}^{-3}$ P-4H, Fig. 3-1-6
Gate electrode structure/material	1µm	AlN	P-4H, Fig. 3-1-5
Gate dielectric layer	0.5µm	AlN/Al ₂ O ₃ /SiO ₂	P-4H, Fig. 3-1-5
Field oxide layer	1µm	SiO ₂	P-4H, Fig. 3-1-5, P-4H, Fig. 3-1-7
Silicide layer	0.1µm	SiC	P-4H, Fig. 3-1-7
Source barrier layer (M1)	0.1 - 0.2µm	SiC	P-4H, Fig. 3-1-5, P-4H, Fig. 3-1-7
Source metal M1	1µm	AlN	P-4H, Fig. 3-1-5
Source barrier layer (M2)	0.1µm	SiC	P-4H, Fig. 3-1-5
Source metal M2	1µm	AlN	P-4H, Fig. 3-1-5
ILD1 (Between gate and M1)	1.0 - 1.5µm	AlN/Al ₂ O ₃ /SiO ₂	P-4H, Fig. 3-1-5, P-4H, Fig. 3-1-5
ILD2 (Between M1-M2)	1.0 - 1.5µm	SiO ₂	P-4H, Fig. 3-1-5
Protection layer	Not evaluated	-	
Die back-side metal	0.5µm	AlN/Al ₂ O ₃	P-4H, Fig. 3-1-5. Described in the order in which they are formed from the left substrate.

2. Package Analysis

2-1. Appearance observation




Fig. 2-1-1 Package observation

2-1. Appearance observation




Fig. 2-1-2 X-ray image (front/side)

2-1. Appearance observation




Fig. 2-1-3 Internal layout observation




Fig. 2-1-4 Gate wire



Fig. 2-1-5 Source sense wire



Fig. 2-1-6 Source wire diameter

2-2. Die Observation




Fig. 2-2-1 Die picture (Top Metal layer)

3. SiC MOSFET structure analysis

3-1. Plane structure analysis by Optical Microscope

Die size
Active area




Fig. 3-1-1 Die photo (Top Metal layer)

3-1. Plane structure analysis by Optical Microscope

※In this chip layout the gate resistor is shorted by M1.




Fig. 3-1-4 Gate electrode pad (Top Metal layer)




Fig. 3-1-5 Gate electrode pad (Top Metal layer)

3-1. Plane structure analysis by Optical Microscope

【Poly-Si layer (Top Metal removed)】




Fig. 3-1-17 Gate Pad area (Poly-Si layer)




Fig. 3-1-18 Gate Pad Gate resistor (Poly-Si layer)

3-2. Plane structure analysis by SEM

【Poly-Si layer (Top Metal removed)】




Fig. 3-2-5 Cell area edge plane SEM image (Poly-Si layer)

Fig. 3-2-6 Cell area edge plane SEM image (Poly-Si layer)

3-2. Plane structure analysis by SEM

【SiC substrate layer (Poly-Si, isolation films removed)】





Fig. 3-2-18 Cell area plane SEM image (SiC substrate layer)




Fig. 3-2-19 Cell area plane SEM image (SiC substrate layer)

3-3. Cell area cross-sectional structure analysis



Fig. 3-3-1 Die image (Top Metal layer)

3-3. Cell area cross-sectional structure analysis




Fig. 3-3-2 Die cross-section SEM image




Fig. 3-3-3 N-Epi layer SEM image

3-3. Cell area cross-sectional structure analysis




Fig. 3-3-4 Cell area cross-sectional SEM image




Fig. 3-3-5 Cell area cross-sectional SEM image

※Implanted layer estimate

3-3. Cell area cross-sectional structure analysis




Fig. 3-3-6 Cell area SEM image




Fig. 3-3-7 Cell area SEM image

3-3. Cell area cross-sectional structure analysis




Fig. 3-3-10 Cell area SEM image




Fig. 3-3-11 Cell area SEM image

3-3. Cell area cross-sectional structure analysis




Fig. 3-3-17 Cell area SEM image

3-5. MOSFET gate pad cross-sectional structure analysis




Fig. 3-5-1 Gate Pad cross-section processing location

4. SCM / SMM Analysis

4-1. SCM / SMM Analysis Results




Fig. 4-1-1 Cell area cross-sectional SEM.




Fig. 4-1-2 Cell area cross-sectional AFM.

4-1. SCM / SMM Analysis Results




Fig. 4-1-5 Cell area cross-sectional SEM.




Fig. 4-1-6 Cell area SCM image (scale enhancement)

4-1. SCM / SMM Analysis Results




Fig. 4-1-7 Cell area cross-sectional SEM.




Fig. 4-1-8 Cell area SMM carrier concentration conversion image

4-2. SCM / SMM Line Analysis




Fig. 4-2-1 Cell area SMM carrier concentration conversion image




Fig. 4-2-2 Line doping profile ①