Product Analysis Report

No. 22G-0037-1	Onsemi Structure Analysis
Product	: SIC MOSFET
Part No.	: NTH4L022N120M3S
Manufacturer	: ON Semiconductor Corporation
Package	: TO-247-4
Marking	: H4L022
	120M3S
	ON 1N35AA
Die size	: SIC MOSFET
Process	: SiC wafer, Planar gate, upper source : 2-layer metal process
Report content:	Structural analysis and SCM analysis

IMPORTANT NOTICE

This report, request for investigation, or analysis is intended to assist our client in product development. This report is copyright protected by LTEC Corporation. Our intention is to provide accurate and reliable information to our customer. While we always aim for maximum precision, an absolute accuracy of all contents in this report cannot be guaranteed. If contents of this report are used in patent infringement disputes, LTEC cannot accept any liability resulting from potential inaccuracies contained in this report.

LTEC Corporation Address : Higashiarioka 4-42-8, Itami, Hyogo, Japan TEL : +81-72-787-7385 FAX : +81-72-787-7382

Contents				
1. Device summary		3		
1-1. Summary of analysis results		4		
2. Package analysis				
2-1. Appearance observation		8		
2-2. Die observation		11		
3. SiC MOSFET structure analysis				
3-1. Plane structure analysis by Optical Microscope	•••	13		
3-2. Plane structure analysis by SEM	•••	32		
3-3. Cell area cross-sectional structure analysis		46		
3-4. Cross-sectional structure analysis of MOSFET die outer periphery		59		
3-5. Cross-sectional structure analysis of MOSFET Gate Pad				
3-6. Cross-sectional structure analysis of MOSFET Gate interconnect		77		
4. SCM/SMM Analysis (SCM: Scanning Capacitance Microscopy)				
4-1 Analysis results		80		
4-2 Results of SCM/SMM line profile analysis		85		
5. Structural comparison with ONSEMI SC1 generation SiC MOSFET(NVHL080N120SC1)		89		



1. Device Summary

Table1-1: Device summary

Product type	 MCMUTT (2004 - 12000), Report (2004), 1 - 0000.
Manufacturer	anarrel[18: herris and actor 1 ages alter [2:14]
Part number	4/1042-01-0940-094010
Package	TD-247-4L
Package marking	Delicit L'Intern LIN DELINA
Die configuration	Transition: 102.000000111.00
SiC-MOSFET Die size	Littenie Litenie - Edman
SiC-MOSFET Chip manufacturing process	 audite, planese Tager-gable, apper concert restard 2 lagare restard presents. Traditation of presents inclinatings. Million presenting differences in 2 days. Source contract publics:
SiC-MOSFET Metal interconnect	The lag softer: Source and gate contribution WC (0.564) "1.544. WC(0.6644) "1.544-Te more and gate contributions (Tag backeds: Tag Matte)
Characteristic Feature	 ¹No See Algo collect 1: contribut 30: allocal ¹Nove strage 71: all Ne contract Need ¹Nove Second 2: contract Need ¹N
Applications	UPS -DCDC convertees -Boost Convertee



1-1. Summary of analysis results **Cross-sectional** structure analysis Package appearance ۱m² Die size : **SiC-MOSFET Die** • planar-type gate, upper source metal 2-layer metal process • The die edge withstand voltage structure uses Die outer periphery a three-step JTE (Junction Termination Source electrode



Extension)







Table1-2 Dealer structure: SC MONTO



Table1-3: Device structure: Layers material and thickness

Layer description	Thatlenana		
Wafer type • configuration (Bulk, Epi)	100		Contractions and a sublated P-47.Php.3-3-2
N-epi layer	1.3µ0		n - 411, -128, 3 - 5 - 3 Externation from - 10000 pollenting - continged
N Buffer layer	1.101.104		n - 411, -128, 3 - 5 - 3 Externation from - 10000 pollenting - continged
Pwell implant depth	1.3µm		* 11, Fg. 1.1.02. Estimated Years USE potential contrast Channel regime carrier concentration 1.8 - 10 ⁻¹ cm ⁻¹ F 807% 4-2-8
N+ implant depth			F. SL, Fig. 5. 1. Cl. Estimated Trans. URL patientics contrast capital comparisation 4.2 · 10 ⁻⁴ cm ⁻¹ . P. 807 Pg. 4.1.8
Gate electrode structure/material	ii laan		
Gate dielectric layer	401444		
Field oxide layer	0.044		
Silicide layer	1275000		
Source barrier layer (M1)	41-280mm		
Source metal M1	1.000		110,783344
Source barrier layer (M2)	100000		
Source metal M2	i dyn		
ILD1 (Between gate and M1)	1.1-1.1ppts	0.755.512	
ILD2 (Between M1-M2)	1.1.4.864		
Protection layer	Review and a street		
Die back-side metal	10000		FIR, (3, 2.2.2) Described in the order is which they are formed from the DC substrate.



2. Package Analysis



2-1. Appearance observation





Fig. 2-1-1 Package observation



2-1. Appearance observation



Fig. 2-1-2 X-ray image (front/side)



2-1. Appearance observation





2-2. Die Observation



Fig. 2-2-1 Die picture (Top Metal layer)



3. SiC MOSFET structure analysis





Fig. 3-1-1 Die photo (Top Metal layer)



22G-0037-1

3-1. Plane structure analysis by Optical Microscope





XIn this chip layout the gate resistor is shorted by M1.



Fig. 3-1-4 Gate electrode pad (Top Metal layer)

Fig. 3-1-5 Gate electrode pad (Top Metal layer)





Fig. 3-1-18 Gate Pad Gate resistor (Poly-Si layer)



LTEC CORPORATION

Page <u>15</u> of <u>92</u>

3-2. Plane structure analysis by SEM



Fig. 3-2-5 Cell area edge plane SEM image (Poly-Si layer)

Fig. 3-2-6 Cell area edge plane SEM image (Poly-Si layer)



3-2. Plane structure analysis by SEM







3-3. Cell area cross-sectional structure analysis



Fig. 3-3-1 Die image (Top Metal layer)



3-3. Cell area cross-sectional structure analysis



Fig. 3-3-2 Die cross-section SEM image



Fig. 3-3-3 N-Epi layer SEM image





Fig. 3-3-4 Cell area cross-sectional SEM image



Fig. 3-3-5 Cell area cross-sectional SEM image

☆Implanted layer estimate











Fig. 3-3-10 Cell area SEM image



Fig. 3-3-11 Cell area SEM image





Fig. 3-3-17 Cell area SEM image



3-5. MOSFET gate pad cross-sectional structure analysis



Fig. 3-5-1 Gate Pad cross-section processing location



4. SCM / SMM Analysis



4-1. SCM / SMM Analysis Results



Fig. 4-1-1 Cell area cross-sectional SEM.





4-1. SCM / SMM Analysis Results



Fig. 4-1-5 Cell area cross-sectional SEM.

Fig. 4-1-6 Cell area SCM image (scale enhancement)



4-1. SCM / SMM Analysis Results



Fig. 4-1-8 Cell area SMM carrier concentration conversion image



4-2. SCM / SMM Line Analysis



Fig. 4-2-1 Cell area SMM carrier concentration conversion image

